projects
/
sifive-blocks.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Remove pluralization on interface names. Require clocks and resets explicitly when...
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
i2c
/
I2CPeriphery.scala
diff --git
a/src/main/scala/devices/i2c/I2CPeriphery.scala
b/src/main/scala/devices/i2c/I2CPeriphery.scala
index 94bbadd886d24e131c0876945a3e6ecb327ec9ad..c9de71b1755cd2557cb5b77419daccbe7b2c9538 100644
(file)
--- a/
src/main/scala/devices/i2c/I2CPeriphery.scala
+++ b/
src/main/scala/devices/i2c/I2CPeriphery.scala
@@
-20,13
+20,7
@@
trait HasPeripheryI2C extends HasSystemNetworks {
}
trait HasPeripheryI2CBundle {
}
trait HasPeripheryI2CBundle {
- val i2cs: Vec[I2CPort]
-
- def I2CtoGPIOPins(syncStages: Int = 0): Seq[I2CPinsIO] = i2cs.map { i =>
- val pins = Module(new I2CGPIOPort(syncStages))
- pins.io.i2c <> i
- pins.io.pins
- }
+ val i2c: Vec[I2CPort]
}
trait HasPeripheryI2CModuleImp extends LazyMultiIOModuleImp with HasPeripheryI2CBundle {
}
trait HasPeripheryI2CModuleImp extends LazyMultiIOModuleImp with HasPeripheryI2CBundle {