projects
/
soc.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
MASK was moved into ISACallerHelper class
[soc.git]
/
src
/
soc
/
fu
/
shift_rot
/
test
/
test_maskgen.py
diff --git
a/src/soc/fu/shift_rot/test/test_maskgen.py
b/src/soc/fu/shift_rot/test/test_maskgen.py
index 27a1d4c495526b22a92246aa20599c2c7d4a24a9..8898224d5a089ff3039a69f8ea3543998cbee67d 100644
(file)
--- a/
src/soc/fu/shift_rot/test/test_maskgen.py
+++ b/
src/soc/fu/shift_rot/test/test_maskgen.py
@@
-3,12
+3,13
@@
from nmigen.back.pysim import Simulator, Delay, Settle
from nmutil.formaltest import FHDLTestCase
from nmigen.cli import rtlil
from soc.fu.shift_rot.maskgen import MaskGen
from nmutil.formaltest import FHDLTestCase
from nmigen.cli import rtlil
from soc.fu.shift_rot.maskgen import MaskGen
-from openpower.decoder.helpers import
MASK
+from openpower.decoder.helpers import
ISACallerHelper
import random
import unittest
class MaskGenTestCase(FHDLTestCase):
def test_maskgen(self):
import random
import unittest
class MaskGenTestCase(FHDLTestCase):
def test_maskgen(self):
+ MASK = ISACallerHelper(64, FPSCR=None).MASK
m = Module()
comb = m.d.comb
m.submodules.dut = dut = MaskGen(64)
m = Module()
comb = m.d.comb
m.submodules.dut = dut = MaskGen(64)