soc/integration/csr_bridge: use registered version only when SDRAM is present.

[litex.git] / CHANGES

diff --git a/CHANGES b/CHANGES
index 9729f3deae2977000ffa9829c32468d05737e04e..836fead16a5851756323be19f78abe660beec87f 100644 (file)
--- a/CHANGES
+++ b/CHANGES
@@ -27,6 +27,7 @@
        - Revert to a single crt0 (avoid ctr/xip variants).
        - Add otional DMA bus for Cache Coherency on CPU(s) with DMA/Cache Coherency interface.
        - Add AXI-Lite bus standard support.
+       - Add VexRiscv SMP CPU support.
 
        [> API changes/Deprecation
        --------------------------
@@ -36,6 +37,7 @@
        - Move soc.interconnect.wishbone2csr.WB2CSR to soc.interconnect.wishbone.Wishbone2CSR.
        - Move soc.interconnect.wishbonebridge.WishboneStreamingBridge to soc.cores.uart.Stream2Wishbone.
        - Rename --gateware-toolchain target parameter to --toolchain.
+       - Integrate Zynq's PS7 as a regular CPU (zynq7000) and deprecate SoCZynq.
 
 [> 2020.04, released April 28th, 2020
 -------------------------------------