projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5378f29) | patch
vxcptsave->vxcptevac,vxcptrestore->vxcpthold
authorYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 16 Mar 2015 08:59:55 +0000 (01:59 -0700)
committerYunsup Lee <yunsup@cs.berkeley.edu>
Mon, 16 Mar 2015 08:59:55 +0000 (01:59 -0700)
commit68d1d85208680ca335141916df0c54a4f03aace5
treecf858a5e9050c3198518a483a89869baa179b0d9tree
parent5378f2942cf60cfdd0be2ca41b296f7827d17fb4commit | diff
vxcptsave->vxcptevac,vxcptrestore->vxcpthold

this change was necessary since the impl csr is gone.
hwacha/decode_hwacha.h diff | blob | history
hwacha/encodings_hwacha.h diff | blob | history
hwacha/hwacha_disasm.cc diff | blob | history
hwacha/insns/vxcptevac.h [new file with mode: 0644] blob
hwacha/insns/vxcpthold.h [new file with mode: 0644] blob
hwacha/insns/vxcptrestore.h [deleted file] blob | history
hwacha/insns/vxcptsave.h [deleted file] blob | history
hwacha/opcodes_hwacha.h diff | blob | history
Simple-V augmented version of spike