projects / gem5.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: db5c9a5) | patch
arm: Workaround incorrect HDLCD register order in kernel
authorAndreas Sandberg <andreas.sandberg@arm.com>
Sat, 23 May 2015 12:37:04 +0000 (13:37 +0100)
committerAndreas Sandberg <andreas.sandberg@arm.com>
Sat, 23 May 2015 12:37:04 +0000 (13:37 +0100)
commitcba3a125e1b7af015a736d44ab84a36129ee6890
tree2ca284b6bd6d78d29f0aac37bb083d7acb1f5a03tree
parentdb5c9a5f9028fd87a74e1750068511bd311435aecommit | diff
arm: Workaround incorrect HDLCD register order in kernel

Some versions of the kernel incorrectly swap the red and blue color
select registers. This changeset adds a workaround for that by
swapping them when instantiating a PixelConverter.
src/dev/arm/RealView.py diff | blob | history
src/dev/arm/hdlcd.cc diff | blob | history
src/dev/arm/hdlcd.hh diff | blob | history