projects
/
litex.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
df3428b
)
debug: make CI print offending values
author
Gabriel Somlo
<gsomlo@gmail.com>
Mon, 3 Aug 2020 20:59:39 +0000
(16:59 -0400)
committer
Gabriel Somlo
<gsomlo@gmail.com>
Mon, 3 Aug 2020 20:59:39 +0000
(16:59 -0400)
litex/soc/interconnect/axi.py
patch
|
blob
|
history
diff --git
a/litex/soc/interconnect/axi.py
b/litex/soc/interconnect/axi.py
index ec25bbaeae405f666353cd392ac46085167049bf..82d37f35e779c12099eb8a1b015128b9da712fd4 100644
(file)
--- a/
litex/soc/interconnect/axi.py
+++ b/
litex/soc/interconnect/axi.py
@@
-496,7
+496,8
@@
class AXILite2Wishbone(Module):
def __init__(self, axi_lite, wishbone, base_address=0x00000000):
wishbone_adr_shift = log2_int(axi_lite.data_width//8)
assert axi_lite.data_width == len(wishbone.dat_r)
def __init__(self, axi_lite, wishbone, base_address=0x00000000):
wishbone_adr_shift = log2_int(axi_lite.data_width//8)
assert axi_lite.data_width == len(wishbone.dat_r)
- assert axi_lite.address_width == len(wishbone.adr) + wishbone_adr_shift
+ assert axi_lite.address_width == len(wishbone.adr) + wishbone_adr_shift, "axi_addr_w={}; len_wb_adr={}; wb_adr_shift={};".format(axi_lite.address_width, len(wishbone.adr), wishbone_adr_shift)
+ print("####\n#### axi_addr_w={}; len_wb_adr={}; wb_adr_shift={};\n####".format(axi_lite.address_width, len(wishbone.adr), wishbone_adr_shift))
_data = Signal(axi_lite.data_width)
_r_addr = Signal(axi_lite.address_width)
_data = Signal(axi_lite.data_width)
_r_addr = Signal(axi_lite.address_width)
@@
-580,7
+581,8
@@
class Wishbone2AXILite(Module):
def __init__(self, wishbone, axi_lite, base_address=0x00000000):
wishbone_adr_shift = log2_int(axi_lite.data_width//8)
assert axi_lite.data_width == len(wishbone.dat_r)
def __init__(self, wishbone, axi_lite, base_address=0x00000000):
wishbone_adr_shift = log2_int(axi_lite.data_width//8)
assert axi_lite.data_width == len(wishbone.dat_r)
- assert axi_lite.address_width == len(wishbone.adr) + wishbone_adr_shift
+ assert axi_lite.address_width == len(wishbone.adr) + wishbone_adr_shift, "axi_addr_w={}; len_wb_adr={}; wb_adr_shift={};".format(axi_lite.address_width, len(wishbone.adr), wishbone_adr_shift)
+ print("####\n#### axi_addr_w={}; len_wb_adr={}; wb_adr_shift={};\n####".format(axi_lite.address_width, len(wishbone.adr), wishbone_adr_shift))
_cmd_done = Signal()
_data_done = Signal()
_cmd_done = Signal()
_data_done = Signal()