projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
16126ac
)
whitespace cleanup
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 21 Feb 2019 00:10:02 +0000
(
00:10
+0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Thu, 21 Feb 2019 00:10:02 +0000
(
00:10
+0000)
TLB/CAM.py
patch
|
blob
|
history
diff --git
a/TLB/CAM.py
b/TLB/CAM.py
index 63047d73a0a20020382e8d94728305ca715ff16c..7016eb01111e630a80a004fdf12264aebb6f3544 100644
(file)
--- a/
TLB/CAM.py
+++ b/
TLB/CAM.py
@@
-9,12
+9,13
@@
from CamEntry import CamEntry
class CAM():
def __init__(self, key_size, data_size, cam_size):
# Internal
class CAM():
def __init__(self, key_size, data_size, cam_size):
# Internal
- entry_array = Array(CamEntry(key_size, data_size) for x in range(cam_size))
+ entry_array = Array(CamEntry(key_size, data_size) \
+ for x in range(cam_size))
encoder_input = Signal(cam_size)
# Input
self.write = Signal(1) # Denotes read (0) or write (1)
encoder_input = Signal(cam_size)
# Input
self.write = Signal(1) # Denotes read (0) or write (1)
- self.address = Signal(max=cam_size) #
The
address of the CAM to be written
+ self.address = Signal(max=cam_size) # address of the CAM to be written
self.key = Signal(key_size) # The key to search for or to be written
self.data_in = Signal(key_size) # The data to be written
self.key = Signal(key_size) # The key to search for or to be written
self.data_in = Signal(key_size) # The data to be written
@@
-59,4
+60,3
@@
class CAM():
]
return m
]
return m
-
\ No newline at end of file