projects
/
ieee754fpu.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
|
inline
| side by side (parent:
0c84d2d
)
update comments
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 27 Mar 2019 09:06:10 +0000
(09:06 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 27 Mar 2019 09:06:10 +0000
(09:06 +0000)
src/add/multipipe.py
patch
|
blob
|
history
diff --git
a/src/add/multipipe.py
b/src/add/multipipe.py
index 5fd2f1623822f52ff071f11ffe8a9bb43e2ba889..84f52f3ed401dadf3b9c745b8c1fdb3a8e2b52fe 100644
(file)
--- a/
src/add/multipipe.py
+++ b/
src/add/multipipe.py
@@
-74,7
+74,9
@@
class MultiOutControlBase:
""" Common functions for Pipeline API
"""
def __init__(self, n_len=1):
""" Common functions for Pipeline API
"""
def __init__(self, n_len=1):
- """ Multi-output Control class
+ """ Multi-output Control class. Conforms to same API as ControlBase...
+ mostly. has additional indices to the multiple *output* stages
+ [MultiInControlBase has multiple *input* stages]
* p: contains ready/valid to the previou stage
* n: contains ready/valid to the next stages PLURAL
* p: contains ready/valid to the previou stage
* n: contains ready/valid to the next stages PLURAL
@@
-117,10
+119,10
@@
class MultiOutControlBase:
def ports(self):
res = []
res += [self.p.i_valid, self.p.o_ready,
def ports(self):
res = []
res += [self.p.i_valid, self.p.o_ready,
- self.p.i_data]
# XXX need flattening!]
+ self.p.i_data]
# XXX need flattening!
for i in range(len(self.n)):
res += [self.n[i].i_ready, self.n[i].o_valid,
for i in range(len(self.n)):
res += [self.n[i].i_ready, self.n[i].o_valid,
- self.n[i].o_data] # XXX need flattening!
]
+ self.n[i].o_data] # XXX need flattening!
return res
return res