projects / ieee754fpu.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: e3645c3)
add TODO, check mantissa overflow
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 28 Jul 2019 17:09:44 +0000 (18:09 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Sun, 28 Jul 2019 17:09:44 +0000 (18:09 +0100)
src/ieee754/fcvt/pipeline.py patch | blob | history

diff --git a/src/ieee754/fcvt/pipeline.py b/src/ieee754/fcvt/pipeline.py
index 90c4c0b435c127f2f62a94601d6fcff5b0447178..eaa320bf98ef5c498d8d29b2a94acdace0e3f230 100644 (file)
--- a/src/ieee754/fcvt/pipeline.py
+++ b/src/ieee754/fcvt/pipeline.py
@@ -150,6 +150,7 @@ class FPCVTFloatToIntMod(Elaboratable):
             m.d.comb += of.sticky.eq(msr.m_out[0])
             m.d.comb += of.m0.eq(msr.m_out[3])
 
+            # XXX TODO: check if this overflows the mantissa
             with m.If(of.roundz):
                 m.d.comb += self.o.z.eq(msr.m_out[3:]+1)
             with m.Else():