projects / yosys.git / commitdiff
? search:
summary | shortlog | log | commit | commitdiff | tree
raw | patch | inline | side by side (parent: 7a5ac90)
ice40: Fix LUT input indices in opt_lut -dlogic (again).
authorMarcelina Kościelnicka <mwk@0x04.net>
Sat, 10 Jul 2021 18:46:48 +0000 (20:46 +0200)
committerMarcelina Kościelnicka <mwk@0x04.net>
Sat, 10 Jul 2021 19:30:01 +0000 (21:30 +0200)
Fixes #2061.

techlibs/ice40/synth_ice40.cc patch | blob | history

diff --git a/techlibs/ice40/synth_ice40.cc b/techlibs/ice40/synth_ice40.cc
index 67118752d32d04c0bca8aa52685d600b08b16c63..3c84ea42620775458c6d4d8be0c8f5a55d67df5d 100644 (file)
--- a/techlibs/ice40/synth_ice40.cc
+++ b/techlibs/ice40/synth_ice40.cc
@@ -399,7 +399,7 @@ struct SynthIce40Pass : public ScriptPass
                        run("ice40_wrapcarry -unwrap");
                        run("techmap -map +/ice40/ff_map.v");
                        run("clean");
-                       run("opt_lut -dlogic SB_CARRY:I0=2:I1=1:CI=0");
+                       run("opt_lut -dlogic SB_CARRY:I0=1:I1=2:CI=3");
                }
 
                if (check_label("map_cells"))