Merge pull request #349 from madscientist159/master
authorMichael Neuling <mikey@neuling.org>
Fri, 25 Feb 2022 00:08:57 +0000 (11:08 +1100)
committerGitHub <noreply@github.com>
Fri, 25 Feb 2022 00:08:57 +0000 (11:08 +1100)
Extend LiteDRAM VHDL wrapper to allow more than one clock line


Trivial merge