(no commit message)

diff --git a/nlnet_2023_simplev_riscv.mdwn b/nlnet_2023_simplev_riscv.mdwn
index 5225892411d2f92b39ccb35ef277ae8cdf5c0c8d..40b4c8fc5b4ef068f8525e054e31bdfc61cbd9e5 100644 (file)
--- a/nlnet_2023_simplev_riscv.mdwn
+++ b/nlnet_2023_simplev_riscv.mdwn
@@ -28,7 +28,7 @@ if you need any HTML to make your point please include this as attachment.
 
 ## Abstract: Can you explain the whole project and its expected outcome(s).
 
-This project will build on work already completed in refreshing the Simple-V ISA-agnostic Vector architecture for the RISC-V community, creating an open-source ISA whose performance matches with high-end incumbents like ARM, Intel and IBM. Bringing open-source High Performance Computing to all developers, will fuel the next wave of innovation. The outcome of the project will be the validation of an updated Simple-V architecture on RISC-V, demonstrated in two software simulators (ISACaller and sv-spike).
+This project will build on work already completed to refresh and update the Simple-V ISA-agnostic Vector architecture for the RISC-V community, creating an open-source ISA whose performance matches with high-end incumbents like ARM, Intel and IBM. Bringing open-source High Performance Computing to all developers will fuel the next wave of innovation. The outcome of the project will be the validation of an updated Simple-V architecture on RISC-V, demonstrated in two software simulators (ISACaller and sv-spike).
 
 RISC-V is the largest open-source global community for microprocessor architecture enabling developers to create custom instructions to solve computational challenges, and develop their own SoC hardware implementations. Simple-V extensions will deliver accelerated CPU performance for rapidly growing demands at the Edge for data processing, autonomy and cryptography, driven by global megatrends like AI, metaverse and social media, as well as social issues like healthcare and critical infrastructure. This project enables the developer community to access the benefits of Simple-V code efficiency on RISC-V.