back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.
[nmigen.git] / .codecov.yml
2020-10-25 whitequarkCI: disable codecov project status.