Move MemorySet into separate file
[soc.git] / TLB /
2019-04-23 Daniel BenusovichMove MemorySet into separate file
2019-04-23 Daniel BenusovichUpdate SAC to use new LFSR import
2019-04-23 Daniel BenusovichReplace LFSR with better version
2019-04-22 Luke Kenneth Casso... remove width, use max_exponent instead
2019-04-22 Luke Kenneth Casso... derive LFSR from LFSRPolynomial - cut even more code
2019-04-22 Luke Kenneth Casso... add a link to cachesim.py
2019-04-22 Luke Kenneth Casso... add link to online simulator
2019-04-22 Luke Kenneth Casso... add link to online simulator
2019-04-22 Luke Kenneth Casso... reduce LFSR2.__init__ by another 2 lines
2019-04-22 Luke Kenneth Casso... more whitespace / shuffle / cleanup
2019-04-22 Luke Kenneth Casso... minor code-shuffle, comments
2019-04-22 Luke Kenneth Casso... use random selection for LFSR on write
2019-04-22 Luke Kenneth Casso... write_entry, sef encoder.i has to be *conditional*
2019-04-22 Luke Kenneth Casso... sort-of put LFSR mode into SetAssocCache... not really...
2019-04-22 Luke Kenneth Casso... move max_exponent to be a property (max(self))
2019-04-22 Luke Kenneth Casso... use a set not a list, can remove an extra line
2019-04-22 Luke Kenneth Casso... simplify further,use max() on elements
2019-04-22 Luke Kenneth Casso... replace if elif elif with dictionary trick, and map...
2019-04-22 Luke Kenneth Casso... whitespace
2019-04-22 Luke Kenneth Casso... add docstrings and comments
2019-04-22 Luke Kenneth Casso... skip the entire thing if width is zero
2019-04-22 Luke Kenneth Casso... remove redundant Signal width=1
2019-04-22 Luke Kenneth Casso... remove property polynomial
2019-04-22 Luke Kenneth Casso... LFSR2.pyi, type is set not frozenset, exponents returns...
2019-04-22 Luke Kenneth Casso... add error reports on exceptions in LFSR2
2019-04-22 Luke Kenneth Casso... use set instead of frozenset
2019-04-22 Luke Kenneth Casso... use join trick instead of manually creating the exponen...
2019-04-22 Luke Kenneth Casso... instead of using abstract class Set, actually *derive...
2019-04-22 Luke Kenneth Casso... remove typing, move to .pyi file (increases code clarity)
2019-04-22 Jacob LifshayMerge remote-tracking branch 'origin/master'
2019-04-22 Jacob Lifshayrename LFSR -> LFSR2
2019-04-22 Jacob Lifshayadd LFSR
2019-04-22 Jacob Lifshayadd empty __init__.py files
2019-04-22 Daniel BenusovichAdd lfsr with 11 bits
2019-04-22 Luke Kenneth Casso... make tag_valid and active_bit local
2019-04-22 Luke Kenneth Casso... disable write by default
2019-04-22 Luke Kenneth Casso... move setting up of tag into MemorySet
2019-04-22 Luke Kenneth Casso... add TODO comment, bug #71, replace PLRU with LFSR
2019-04-22 Luke Kenneth Casso... data_i needs to be data_size not input_size
2019-04-22 Luke Kenneth Casso... hmmm.... AddressEncoder needs to be of width way_count
2019-04-22 Luke Kenneth Casso... move tag/vector decoding into MemorySet
2019-04-22 Luke Kenneth Casso... data_size+tag_size = input_size, use it
2019-04-22 Luke Kenneth Casso... whoops, plru_array wasnt an array
2019-04-22 Luke Kenneth Casso... tidyup hit/multiple, move to main block
2019-04-22 Luke Kenneth Casso... tidy up comments
2019-04-22 Luke Kenneth Casso... small reorg, split memory into separate module with...
2019-04-22 Luke Kenneth Casso... same trick with encoder, remove switch, use encoder.o
2019-04-22 Luke Kenneth Casso... replace switch statement with straight index to array
2019-04-22 Daniel BenusovichAdd ubit test for set associative
2019-04-22 Daniel BenusovichUse singal passed into plru rather than relying on...
2019-04-22 Daniel BenusovichChange plru to be combinational
2019-04-22 Daniel BenusovichAdd output signal to PLRU
2019-04-22 Daniel BenusovichSAC seems to be working properly. Problems with PLRU...
2019-04-21 Daniel BenusovichRemove LRU bits from memory
2019-04-21 Daniel BenusovichCompilation success. Time for unit tests!
2019-04-21 Daniel BenusovichTryto make the cache compile. Not yet
2019-04-21 Daniel BenusovichAdd plru into set associative cache
2019-04-21 Daniel BenusovichAdd external access to table size to plru
2019-04-21 Daniel BenusovichMake plru tree accessible from outside module for cache
2019-04-21 Luke Kenneth Casso... add in tlb_entries and asid_width parameters to constru...
2019-04-21 Luke Kenneth Casso... whoops, PTE bits wrong way round, make LSB to MSB
2019-04-21 Luke Kenneth Casso... correct mmu.py syntax errors, output ilang as a test
2019-04-21 Luke Kenneth Casso... comment where PermissionValidator needed
2019-04-21 Luke Kenneth Casso... begin experimental ariane mmu.sv conversion
2019-04-21 Luke Kenneth Casso... begin experimental ariane mmu.sv conversion
2019-04-21 Luke Kenneth Casso... begin experimental ariane mmu.sv conversion
2019-04-21 Luke Kenneth Casso... begin experimental ariane mmu.sv conversion
2019-04-21 Luke Kenneth Casso... add exception causes from ariane
2019-04-21 Daniel BenusovichTear out PLRU, TLBContent, TLBEntry into separate files
2019-04-21 Daniel BenusovichAdd tlb_content with TLBContent and TLBEntry classes
2019-04-21 Daniel BenusovichAdd PLRU file from tlb.py
2019-04-19 Luke Kenneth Casso... found linux kernel source references
2019-04-19 Luke Kenneth Casso... change indentation (combine some if/elifs)
2019-04-19 Luke Kenneth Casso... go back in vim undo history, recover itlb experimentation
2019-04-19 Luke Kenneth Casso... experimenting with PTW
2019-04-19 Luke Kenneth Casso... update comments
2019-04-18 Luke Kenneth Casso... random experiments with ptw.py
2019-04-18 Luke Kenneth Casso... use of plru starts to make sense, must set vpn == vaddr...
2019-04-18 Luke Kenneth Casso... add in name into plru to help debugging
2019-04-18 Luke Kenneth Casso... add in name into plru to help debugging
2019-04-18 Luke Kenneth Casso... continuing experimentation with PLRU
2019-04-18 Luke Kenneth Casso... add arbitrary random experimentation values for TLB...
2019-04-15 Luke Kenneth Casso... tidyup
2019-04-15 Luke Kenneth Casso... move states to functions
2019-04-15 Luke Kenneth Casso... move idle state to separate function
2019-04-15 Luke Kenneth Casso... fix sync bug with tag_valid, simplify logic
2019-04-15 Luke Kenneth Casso... cleanup using temporaries
2019-04-15 Luke Kenneth Casso... simplify logic
2019-04-15 Luke Kenneth Casso... debug ptw.py
2019-04-15 Luke Kenneth Casso... debug ptw.py
2019-04-14 Luke Kenneth Casso... add comment
2019-04-14 Luke Kenneth Casso... move comments
2019-04-14 Luke Kenneth Casso... use Cat on list, makes graphviz clearer
2019-04-14 Luke Kenneth Casso... unsigned const
2019-04-14 Luke Kenneth Casso... tidyup comments
2019-04-14 Luke Kenneth Casso... content must be comb not sync
2019-04-14 Luke Kenneth Casso... comment spelling
2019-04-14 Luke Kenneth Casso... clarify output, use Cat on list
2019-04-14 Luke Kenneth Casso... rename _i and _o, for clarity: replace_en comb not...
2019-04-14 Luke Kenneth Casso... redundant argument lu_hit
next