projects / soclayout.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
use --recursive on git submodule not --remote - one does a "latest update"
[soclayout.git] / experiments10_verilog / freepdk_c4m45 /
2021-04-24 Luke Kenneth Casso... cleanup mksyms.sh to include FreePDK_C4M45 tree | commitdiff
2021-04-24 Luke Kenneth Casso... correct relative link to FreePDK45_c4m45, use submodule tree | commitdiff
2021-04-24 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922... tree | commitdiff
2021-04-24 Jean-Paul ChaputCorrect settings for experiment10_verilog & FreePDK45. tree | commitdiff
2021-04-19 Staf Verhaegenexperiments10_verilog/freepdk_c4m45: Add link for add.py. tree | commitdiff
2021-04-13 Luke Kenneth Casso... use METAL10 for topRoutingLayer tree | commitdiff
2021-04-13 Luke Kenneth Casso... whoops forgot settings.py tree | commitdiff
2021-04-12 Luke Kenneth Casso... enable HFNS in adder tree | commitdiff
2021-04-12 Luke Kenneth Casso... different FreePDK45 experiments10 chip size tree | commitdiff
2021-04-12 Luke Kenneth Casso... experimentation to get experiment10_verilog work with... tree | commitdiff
2021-04-12 Luke Kenneth Casso... add FreePDK45 experiments10_verilog doDesign.py tree | commitdiff
2021-04-12 Luke Kenneth Casso... add FreePDK45 variant of experiments10_verilog tree | commitdiff