argh, nsxlib cannot cope with 3 clocks!
[soclayout.git] / experiments9 / doDesign.py
2021-06-06 Luke Kenneth Casso... argh, nsxlib cannot cope with 3 clocks!
2021-06-05 Luke Kenneth Casso... sigh trying to find the right clock line
2021-06-05 Luke Kenneth Casso... correct clock name for H-Tree in ls180
2021-06-05 Luke Kenneth Casso... set various clocks to use H-Tree
2021-04-24 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-04-22 Luke Kenneth Casso... make placement of SRAMs optional, and PLL as well,...
2021-04-12 Luke Kenneth Casso... another attempt to get 100% completed route
2021-04-11 Luke Kenneth Casso... good grief, increasing ls180 core size to 70,000, 100...
2021-04-11 Luke Kenneth Casso... increase core size to see if global routing can be...
2021-04-11 Luke Kenneth Casso... crank up the numbers (again)
2021-04-11 Luke Kenneth Casso... crank up the numbers to see if routing completion can...
2021-04-11 Luke Kenneth Casso... increase katana tracks reserved
2021-03-29 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-03-29 Luke Kenneth Casso... Revert "enable high fanout in ls180 experiment9 doDesig...
2021-03-29 Luke Kenneth Casso... enable high fanout in ls180 experiment9 doDesign.py
2021-03-27 Luke Kenneth Casso... add missing floorplan function call
2021-03-02 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-02-20 Luke Kenneth Casso... increase core size to 50000 (DFF SRAMs)
2021-02-20 Luke Kenneth Casso... expand core size to 28000
2021-01-27 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-01-27 Jean-Paul ChaputPinmux loading is now integrated in Coriolis.
2020-12-04 Luke Kenneth Casso... increase core size (again) to cope with DFFs currently...
2020-12-03 Luke Kenneth Casso... increase size to 45,000 to cope with 3x extra SRAMs
2020-12-02 Luke Kenneth Casso... increase size to 40,000
2020-12-02 Luke Kenneth Casso... begin random search for appropriate core size. start...
2020-11-13 Luke Kenneth Casso... corona-core gap too small
2020-11-13 Luke Kenneth Casso... increase core size yet again, shrink gap
2020-11-13 Luke Kenneth Casso... increase core size, reduce corona gap again
2020-11-13 Luke Kenneth Casso... increase chip size by 100, make chipSize closer to...
2020-11-12 Luke Kenneth Casso... get core size big enough to fit pads along width
2020-11-12 Luke Kenneth Casso... remove niolib io_in/out signal, no longer needed
2020-11-11 Luke Kenneth Casso... adjust chip/core size to try to fit ls180 core/pads
2020-11-11 Luke Kenneth Casso... add power/ground pads
2020-11-09 Luke Kenneth Casso... add code comments for ioring-to-niolib conversion of...
2020-11-08 Luke Kenneth Casso... start conversion of ls180 to new niolib
2020-09-19 Luke Kenneth Casso... first attempt putting in litex pins instead of bare...
2020-08-07 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2020-08-07 Jean-Paul ChaputUse of CfgCache. Little beautificaton of doDesign.py
2020-08-05 Luke Kenneth Casso... find semi-suitable width for spr0, add missing int...
2020-08-05 Luke Kenneth Casso... workaround for spr bug
2020-08-05 Luke Kenneth Casso... rename clk/rst to coresync_clk/rst, resize height of...
2020-08-05 Luke Kenneth Casso... comment out pdecode2 block for now
2020-08-05 Luke Kenneth Casso... add coriolis_setup, fix subckt numbering
2020-08-05 Luke Kenneth Casso... add __main__ runner
2020-08-05 Luke Kenneth Casso... indentation and add div0 to blockIssuer
2020-08-05 Luke Kenneth Casso... substitute/indent to reduce to 80 char limit
2020-08-03 Jean-Paul ChaputFisrt attempt at floorplaning test_issuer.