rename sys_clk to sys_clk_0 and rename ref_clk to sys_clk
[soclayout.git] / experiments9 / non_generated / full_core_4_4ksram_litex_ls180_recon.v
2021-06-03 Luke Kenneth Casso... rename sys_clk to sys_clk_0 and rename ref_clk to sys_clk
2021-06-03 Staf VerhaegenReroute clk so PLL output clock is used as sys_clk.
2021-06-03 Staf VerhaegenDuplicate file before patching for clock rerouting.