projects
/
litex.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
cpu/zynq7000: set csr map to 0x00000000.
[litex.git]
/
litex
/
soc
/
cores
/
cpu
/
zynq7000
/
core.py
2020-07-30
Florent Kermarrec
cpu/zynq7000: set csr map to 0x00000000.
blob
|
commitdiff
|
raw
2020-07-24
enjoy-digital
Merge pull request #604 from antmicro/jboc/axi-lite
blob
|
commitdiff
|
raw
|
diff to current
2020-07-23
Florent Kermarrec
core/cpu: integrate Zynq as a classical CPU (Zynq7000...
blob
|
commitdiff
|
raw
|
diff to current
projects / litex.git / history