back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.
[nmigen.git] / nmigen / back / verilog.py
2020-10-25 whitequarkback.{verilog,rtlil}: adjust $verilog_initial_trigger...
2020-08-27 whitequarkback.verilog: use `proc -nomux` if it is available.
2020-08-26 whitequarkback.verilog: omit Verilog initial trigger only if...
2020-07-02 whitequark_yosys→_toolchain.yosys
2020-06-14 whitequarkback.verilog: refactor Yosys script generation. NFCI.
2020-06-11 whitequark_yosys: translate Yosys warnings to Python warnings.
2020-06-11 whitequarkback.verilog: remove unused imports. NFC.
2020-05-22 whitequarkback.verilog: fall back to nmigen_yosys package.
2020-04-23 Teguh Hofsteeback.verilog: add workaround for evaluation Verific...
2020-04-22 Teguh Hofsteeback.verilog: make Yosys version check compatible with...
2019-10-28 whitequarkback.verilog: remove $verilog_initial_trigger after...
2019-10-16 Sebastien Bourdeauducqverilog: fix yosys version error message
2019-10-16 whitequarkback.verilog: fix Yosys version check.
2019-10-10 whitequarkvendor.intel: add Quartus support.
2019-09-24 whitequarkbuild.plat: strip internal attributes from Verilog...
2019-09-11 whitequarkback: return name map from convert_fragment().
2019-08-31 Emily_toolchain,build.plat,vendor.*: add required_tools...
2019-08-28 whitequark_toolchain: new module, for injecting dependencies...
2019-08-26 whitequarkback.verilog: bump Yosys version requirement to 0.9.
2019-08-19 whitequarkback.verilog: parse output of `yosys -V`.
2019-08-19 whitequarkback.{rtlil,verilog}: split convert_fragment() off...
2019-07-09 whitequarkback.verilog: run proc_prune for much cleaner output.
2019-04-22 whitequarkback.verilog: allow stripping the src attribute, for... working
2019-01-13 whitequarkback.verilog: better error message if Yosys is not...
2019-01-08 whitequarkback.verilog: remove undriven check.
2018-12-22 whitequarkback.verilog: do not rename internal signals.
2018-12-21 whitequarkhdl.mem: tie rdport.en high for asynchronous or transpa...
2018-12-21 whitequarkback.rtlil: implement memories.
2018-12-13 whitequarkback.verilog: remove debug code.
2018-12-13 whitequarkcompat.genlib.fsm: import/wrap Migen code.
2018-12-13 whitequarkback.verilog: detect undriven public wires using Yosys.
2018-12-12 whitequarkInitial commit.