tests: fix remove unnecessary workaround for some unittest assertions.
[nmigen.git] / nmigen / test / test_sim.py
2020-07-28 Jacob Gravestests: fix remove unnecessary workaround for some unitt...
2020-07-07 whitequarkback.pysim: synchronize waveform writing with cxxrtl.
2020-07-07 whitequarkRemove everything deprecated in nmigen 0.2.
2020-07-02 whitequarktest: remove FHDLTestCase.assertRaisesRegex.
2020-05-20 whitequarkhdl.ast: add const-shift operations.
2020-04-13 Dan Ravenslofthdl.ast: add Value.{rotate_left,rotate_right}.
2020-03-22 whitequarkhdl.ast: implement abs() on values.
2020-03-15 Stuart Olsenback.pysim: implement modulus operator.
2020-02-19 whitequarkback.pysim: fix RHS codegen for Cat() and Repl(......
2020-02-06 whitequarkhdl.ast: add Value.{as_signed,as_unsigned}.
2020-02-01 whitequarkhdl.ast: prohibit shifts by signed value.
2019-11-28 whitequarkback.pysim: redesign the simulator.
2019-10-13 whitequark{,_}tools→{,_}utils
2019-10-12 whitequark_tools: extract most utility methods to a private package.
2019-10-11 whitequarkRename remaining `wrap` methods to `cast`.
2019-10-11 whitequarkConsistently use {!r}, not '{!r}' in diagnostics.
2019-10-11 whitequarkhdl.ast: Value.{wrap→cast}
2019-09-28 whitequarkhdl.ast: actually implement the // operator.
2019-09-20 whitequarkhdl.mem: use 1 as reset value for ReadPort.en.
2019-09-20 whitequarkback.pysim: fix simulation of Value.xor().
2019-09-13 whitequarkhdl.ast: add Value.xor, mapping to $reduce_xor.
2019-09-13 whitequarkhdl.ast: add Value.{any,all}, mapping to $reduce_{or...
2019-08-23 whitequarkback.pysim: implement sim.add_clock(if_exists=True). locally_working
2019-08-23 whitequarkback.pysim: don't crash when trying to drive a nonexist...
2019-08-19 whitequarkbuild.plat, hdl.ir: coordinate missing domain creation.
2019-08-03 whitequarkhdl.ir: call back from Fragment.prepare if a clock...
2019-08-03 whitequarkhdl.ast: deprecate Value.part, add Value.{bit,word...
2019-07-01 whitequarkhdl.mem: use read_port(domain="comb") for asynchronous...
2019-06-11 whitequarkback.pysim: check for a clock being added twice.
2019-03-28 whitequarktest_sim: add missing add_process().
2019-01-26 whitequarkhdl.ir: rename .get_fragment() to .elaborate().
2019-01-25 whitequarkback.pysim: fix behavior of initial cycle for sync...
2019-01-21 whitequarkback.pysim: wake up processes before ever committing...
2019-01-17 whitequarkhdl.ast: add Past, Stable, Rose, Fell.
2019-01-13 whitequarkback.pysim: handle non-driven, non-port signals.
2018-12-29 whitequarkback.pysim: warn if simulation is not run.
2018-12-28 whitequarkhdl.rec: add basic record support.
2018-12-21 whitequarkhdl.mem: ensure transparent read port model has correct...
2018-12-21 whitequarkback.pysim: handle out of bounds ArrayProxy indexes.
2018-12-21 whitequarkhdl.mem: add simulation model for memory.
2018-12-18 whitequarkback.pysim: implement *.
2018-12-18 whitequarktest.sim: add tests for sync functionality and errors.
2018-12-16 whitequarkback.pysim: implement LHS for Part, Slice, Cat, ArrayProxy.
2018-12-15 whitequarktest.sim: generalize assertOperator. NFC.
2018-12-15 whitequarkback.pysim: implement Part.
2018-12-15 whitequarkback.pysim: implement ArrayProxy.
2018-12-15 whitequarkRename fhdl→hdl, genlib→lib.
2018-12-15 whitequarkpyback.sim: test Slice, Cat, Repl.
2018-12-15 whitequarkfhdl.ast, back.pysim: implement shifts.
2018-12-14 whitequarkfhdl.ir: Fragment.{drive→add_driver}
2018-12-14 whitequarkback.pysim: Simulator({gtkw_signals→traces}=).
2018-12-14 whitequarkback.pysim: implement most operators and add tests.