projects / nmigen-gf.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
split step counter into clock and substep
[nmigen-gf.git] / src / nmigen_gf / hdl / test / test_cldivrem.py
2022-05-06 Jacob Lifshaysplit step counter into clock and substep blob | commitdiff | raw
2022-05-05 Jacob Lifshayremove now-unused EqualLeadingZeroCount blob | commitdiff | raw | diff to current
2022-05-05 Jacob Lifshayswitch to better CLDivRem algorithm blob | commitdiff | raw | diff to current
2022-05-05 Jacob Lifshayadd cldivrem_shifting as a more efficient algorithm blob | commitdiff | raw | diff to current
2022-05-04 Jacob Lifshayimplement CLDivRemFSMStage blob | commitdiff | raw | diff to current
2022-04-07 Jacob Lifshayremove unused imports blob | commitdiff | raw | diff to current
2022-04-07 Jacob Lifshaywork around yosys bug with Switch() over high-bit-width... blob | commitdiff | raw | diff to current
2022-04-05 Jacob Lifshayadd github issue number blob | commitdiff | raw | diff to current
2022-04-05 Jacob Lifshayworking on adding CLDivRem blob | commitdiff | raw | diff to current