soc/integration/csr_bridge: use registered version only when SDRAM is present.
[litex.git] / test / test_packet.py
2019-11-20 enjoy-digitalMerge pull request #309 from antmicro/mmcm-fix
2019-11-16 Florent Kermarrectest/test_packet: add randomness on ready output, fix...
2019-11-16 Florent Kermarrectest/test_packet: add randomness on valid input, fix...
2019-11-15 Florent Kermarrectest/test_packet: add 32/64/128-bit loopback tests...
2019-11-15 Florent Kermarrectest/test_packet: prepare for testing dw > 8-bit
2019-11-15 Florent Kermarrectest: add initial test_packet