underscore names on submodules possibly interfering with verilator