git.libre-soc.org Git - yosys.git/search

2022-05-04	Claire Xenia Wolf	Add propagated clock signals into btor info file	commit \| commitdiff \| tree
2022-05-02	Miodrag Milanovic	AIM file could have gaps in or between inputs and inits	commit \| commitdiff \| tree
2022-04-29	Miodrag Milanovic	Ignore merging past ffs that we are not properly merging	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	Match $anyseq input if connected to public wire	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	Treat $anyseq as input from FST	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	Ignore change on last edge	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	Last sample from input does not represent change	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	latches are always set to zero	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	If not multiclock, output only on clock edges	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	Set init state for all wires from FST and set past	commit \| commitdiff \| tree
2022-04-22	Miodrag Milanovic	Fix multiclock for btor2 witness	commit \| commitdiff \| tree
2022-04-18	Miodrag Milanovic	Update abc	commit \| commitdiff \| tree
2022-04-18	Miodrag Milanovic	verific: allow memories to be inferred in loops (vhdl)	commit \| commitdiff \| tree
2022-04-15	Miodrag Milanovic	Fix reading aiw from other solvers	commit \| commitdiff \| tree
2022-04-08	Miodrag Milanovic	Use wrap_async_control_gate if ff is fine	commit \| commitdiff \| tree
2022-04-05	Miodrag Milanovic	Reorder steps in -auto-top to fix synth command, fixes...	commit \| commitdiff \| tree
2022-04-05	Miodrag Milanovic	Next dev cycle	commit \| commitdiff \| tree
2022-04-05	Miodrag Milanovic	Release version 0.16	commit \| commitdiff \| tree
2022-04-04	Miodrag Milanovic	Update CHANGELOG and manual	commit \| commitdiff \| tree
2022-04-02	Miodrag Milanovic	past_ad initial value setting	commit \| commitdiff \| tree
2022-04-02	Miodrag Milanovic	setInitState can be only one altering values	commit \| commitdiff \| tree
2022-04-02	Miodrag Milanovic	Set past_d value for init state	commit \| commitdiff \| tree
2022-04-01	Miodrag Milanovic	Set init values for wrapped async control signals	commit \| commitdiff \| tree
2022-04-01	Miodrag Milanovic	Preserve internal wires for external nets	commit \| commitdiff \| tree
2022-03-31	Miodrag Milanovic	Support memories in aiw and multiclock	commit \| commitdiff \| tree
2022-03-30	Miodrag Milanovic	Fix valgrind tests when using verific	commit \| commitdiff \| tree
2022-03-30	Miodrag Milanovic	Proper scope naming from FST	commit \| commitdiff \| tree
2022-03-26	Miodrag Milanovic	Properly mark modules imported	commit \| commitdiff \| tree
2022-03-25	Miodrag Milanovic	Import verific netlist in consistent order	commit \| commitdiff \| tree
2022-03-25	Miodrag Milanovic	Add -no-startoffset option to write_aiger	commit \| commitdiff \| tree
2022-03-22	Miodrag Milanovic	Update abc with latest fix	commit \| commitdiff \| tree
2022-03-22	Miodrag Milanovic	Proper SigBit forming in sim	commit \| commitdiff \| tree
2022-03-22	Miodrag Milanovic	Proper SigBit forming in sim	commit \| commitdiff \| tree
2022-03-18	Miodrag Milanovic	More verbose warnings	commit \| commitdiff \| tree
2022-03-16	Miodrag Milanovic	Recognize registers and set initial state for them...	commit \| commitdiff \| tree
2022-03-16	Miodrag Milanovic	Update sim help message.	commit \| commitdiff \| tree
2022-03-14	Miodrag Milanovic	Added fst2tb pass for generating testbench	commit \| commitdiff \| tree
2022-03-14	Miodrag Milanovic	Proper example code	commit \| commitdiff \| tree
2022-03-11	Miodrag Milanovic	Add date parameter to enable full date/time and version...	commit \| commitdiff \| tree
2022-03-11	Miodrag Milanovic	FstData already do conversion to VCD	commit \| commitdiff \| tree
2022-03-11	Miodrag Milanovic	Support cell name in btor witness file	commit \| commitdiff \| tree
2022-03-11	Miodrag Milanovic	handle state names of $anyconst and $anyseq	commit \| commitdiff \| tree
2022-03-11	Miodrag Milanovic	Proper write of memory data	commit \| commitdiff \| tree
2022-03-10	Miodrag Milanovic	Disable tests on most of platforms	commit \| commitdiff \| tree
2022-03-09	Miodrag Milanovic	Start work on memory init	commit \| commitdiff \| tree
2022-03-09	Miodrag Milanovic	Fixes and error check	commit \| commitdiff \| tree
2022-03-07	Miodrag Milanovic	cleanup	commit \| commitdiff \| tree
2022-03-07	Miodrag Milanovic	Error checks for aiger witness	commit \| commitdiff \| tree
2022-03-07	Miodrag Milanovic	btor2 witness co-simulation	commit \| commitdiff \| tree
2022-03-04	Miodrag Milanovic	Next dev cycle	commit \| commitdiff \| tree
2022-03-04	Miodrag Milanovic	Release version 0.15	commit \| commitdiff \| tree
2022-03-04	Miodrag Milanovic	Update ABC	commit \| commitdiff \| tree
2022-03-04	Miodrag Milanovic	Update documentation	commit \| commitdiff \| tree
2022-03-02	Miodrag Milanovic	Add option to ignore X only signals in output	commit \| commitdiff \| tree
2022-03-02	Miodrag Milanovic	Write simulation files after simulation is performed	commit \| commitdiff \| tree
2022-03-02	Miodrag Milanovic	Update CHANGELOG	commit \| commitdiff \| tree
2022-03-02	Miodrag Milanovic	Cleanup	commit \| commitdiff \| tree
2022-02-28	Miodrag Milanovic	Refactor sim output writers	commit \| commitdiff \| tree
2022-02-28	Miodrag Milanovic	Quick fix	commit \| commitdiff \| tree
2022-02-28	Miodrag Milanovic	VCD reader support by using external tool	commit \| commitdiff \| tree
2022-02-27	Miodrag Milanovic	Support extended aiw format	commit \| commitdiff \| tree
2022-02-25	Miodrag Milanovic	Fix for last clock edge data	commit \| commitdiff \| tree
2022-02-21	Miodrag Milanovic	Fix handling of ce_over_srst	commit \| commitdiff \| tree
2022-02-18	Miodrag Milanovic	Changed error message	commit \| commitdiff \| tree
2022-02-18	Miodrag Milanovic	Added AIGER witness file co simulation	commit \| commitdiff \| tree
2022-02-18	Miodrag Milanovic	simplify logic of handling flip-flops and latches	commit \| commitdiff \| tree
2022-02-17	Miodrag Milanovic	Review cleanup	commit \| commitdiff \| tree
2022-02-16	Miodrag Milanovic	Remove quotes if any from attribute	commit \| commitdiff \| tree
2022-02-16	Miodrag Milanovic	test dlatchsr and adlatch	commit \| commitdiff \| tree
2022-02-16	Miodrag Milanovic	Added test cases	commit \| commitdiff \| tree
2022-02-16	Miodrag Milanovic	Add support for various ff/latch cells simulation	commit \| commitdiff \| tree
2022-02-15	Miodrag Milanovic	Bump ABC version	commit \| commitdiff \| tree
2022-02-09	Miodrag Milanovic	Add ability to override verilog mode for verific -f...	commit \| commitdiff \| tree
2022-02-07	Miodrag Milanovic	Next dev cycle	commit \| commitdiff \| tree
2022-02-07	Miodrag Milanovic	Release version 0.14	commit \| commitdiff \| tree
2022-02-07	Miodrag Milanovic	Update CHANGELOG and manual	commit \| commitdiff \| tree
2022-02-04	Miodrag Milanovic	Error detection for co-simulation	commit \| commitdiff \| tree
2022-02-04	Miodrag Milanovic	bug fix and cleanups	commit \| commitdiff \| tree
2022-02-02	Miodrag Milanovic	Use bmux for NTO1MUX	commit \| commitdiff \| tree
2022-02-02	Miodrag Milanovic	Add test cases for co-simulation	commit \| commitdiff \| tree
2022-02-02	Miodrag Milanovic	Fix Visual Studio build	commit \| commitdiff \| tree
2022-02-02	Miodrag Milanovic	respect hide_internal flag	commit \| commitdiff \| tree
2022-02-02	Miodrag Milanovic	unify cycles counting and cleanup	commit \| commitdiff \| tree
2022-02-02	Miodrag Milanovic	added stimulus mode and param check	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	error when no signal found	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Cleanup	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Compare bits when not all are defined	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Cleanup	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	message update	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Display simulation time data	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Use edges when explicit	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Updating initial state and checks	commit \| commitdiff \| tree
2022-01-31	Miodrag Milanovic	Fix scope	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	check if stop before start	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	set initial state, only flip-flops	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	ignore not found private signals	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	preserve VCD mangled names	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	detect edges even when x	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	recursive check	commit \| commitdiff \| tree
2022-01-28	Miodrag Milanovic	cleanup	commit \| commitdiff \| tree
next

RSS Atom