add Makefile to generate Cam.v verilog