soc: add initial DMA bus support (optionally provided by CPU(s) for cache coherency).