back.{verilog,rtlil}: adjust $verilog_initial_trigger insertion.
[nmigen.git] / .github /
drwxr-xr-x   ..
drwxr-xr-x - workflows