Add submodule names explicitly for easier yosys graph reading.
[soc.git] / TLB / test /
drwxr-xr-x   ..
-rw-r--r-- 3346 test_cam.py
-rw-r--r-- 3183 test_cam_entry.py