clk_sel_i in TestIssuer was one bit not 2
[soclayout.git] / examples /
drwxr-xr-x   ..
-rw-r--r-- 1166 alu.py