Merge pull request #21 from sifive/add_freedom_sim_targets
[riscv-tests.git] / isa / macros /
drwxr-xr-x   ..
drwxr-xr-x - scalar
drwxr-xr-x - vector