soc/cores/cpu/zynq7000: add enet0, enet0_mdio, sdio, sdio_cd and sdio_wp only when...
[litex.git] / litex /
drwxr-xr-x   ..
-rw-r--r-- 619 __init__.py
drwxr-xr-x - boards
drwxr-xr-x - build
drwxr-xr-x - gen
drwxr-xr-x - soc
drwxr-xr-x - tools