projects
/
litex.git
/ tree
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
| tree
history
|
HEAD
soc: add initial DMA bus support (optionally provided by CPU(s) for cache coherency).
[litex.git]
/
litex
/
drwxr-xr-x
..
-rw-r--r--
619
__init__.py
blob
|
history
|
raw
drwxr-xr-x
-
boards
tree
|
history
drwxr-xr-x
-
build
tree
|
history
drwxr-xr-x
-
gen
tree
|
history
drwxr-xr-x
-
soc
tree
|
history
drwxr-xr-x
-
tools
tree
|
history
projects / litex.git / tree