up the delay-time on ddr3 reset, put loop around dram init just for fun
[ls2.git] / qspi_model /
drwxr-xr-x   ..
-rw-r--r-- 233 README.txt
-rw-r--r-- 420 n25q.patch