add names to read/write ports, add priority picker and other pieces
[soc.git] / src / experiment /
drwxr-xr-x   ..
-rw-r--r-- 1461 alu_hier.py
-rw-r--r-- 4094 cscore.py