Made regs 32-bit word aligned to match the rest of the system
[sifive-blocks.git] / src / main / scala / devices / i2c /
drwxr-xr-x   ..
-rw-r--r-- 17546 I2C.scala
-rw-r--r-- 529 I2CCtrlRegs.scala
-rw-r--r-- 892 I2CPeriphery.scala
-rw-r--r-- 813 I2CPins.scala