add names to read/write ports, add priority picker and other pieces
[soc.git] / src / regfile /
drwxr-xr-x   ..
-rw-r--r-- 6377 regfile.py