small reorg, split memory into separate module with its own read/write ports
-rw-r--r-- 45 .gitignore
drwxr-xr-x - TLB
drwxr-xr-x - TestUtil