projects / nmigen-boards.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f395758) | patch
de0: fix UART RTS/CTS direction.
authorIvan Grokhotkov <ivan@espressif.com>
Mon, 8 Jun 2020 21:21:33 +0000 (23:21 +0200)
committerwhitequark <whitequark@whitequark.org>
Thu, 11 Jun 2020 14:10:55 +0000 (14:10 +0000)
commitea2ac2b10658b8349cc307b28a316a0c8917b452
treed9f79472727bd9bfd0f6962409cc196bc83d0b50tree
parentf3957586e210d6d7c7c40b8b4080107c28c1c744commit | diff
de0: fix UART RTS/CTS direction.

RTS and CTS match the schematic, but the direction is incorrect:
CTS is output, RTS is input. Fix by setting role=dce.

Ref. https://www.intel.com/content/dam/altera-www/global/en_US/portal/dsn/42/doc-us-dsnbk-42-5804152209-de0-user-manual.pdf
nmigen_boards/de0.py diff | blob | history