projects / riscv-isa-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9d1e10a) | patch
Fix single stepping csrrw instructions (#178)
authorTim Newsome <tim@sifive.com>
Sat, 10 Mar 2018 01:54:07 +0000 (17:54 -0800)
committerAndrew Waterman <aswaterman@gmail.com>
Sat, 10 Mar 2018 01:54:07 +0000 (19:54 -0600)
commit64947480de005d94fb979260eff5751ca5b7d88d
tree0f94cc68da72603a611f3c4f10cb93fd2afd0829tree
parent9d1e10a36e771bf8cfbf515e07e856e021c1007acommit | diff
Fix single stepping csrrw instructions (#178)

This code is still a bit voodoo to me, but now we pass all the tests
again. (Stepping was broken by
4299874ad4b07ef457776513a64e5b2397a6a75e.)
riscv/execute.cc diff | blob | history
Simple-V augmented version of spike