git.libre-soc.org Git - riscv-isa-sim.git/commit

projects / riscv-isa-sim.git / commit

summary | shortlog | log | commit | commitdiff | tree
(parent: 7e5c1b4) | patch

author	Tim Newsome <tim@sifive.com>
	Fri, 6 May 2016 19:14:22 +0000 (12:14 -0700)
committer	Tim Newsome <tim@sifive.com>
	Mon, 23 May 2016 19:12:12 +0000 (12:12 -0700)
commit	9b8b9b69d0b2560b2727330d5a20b5133af140af
tree	1225b5caae6af4e4874ea9a516f2684e87d7db40	tree
parent	7e5c1b420d0b332d6663a47182f9a472e400f663	commit \| diff

Make -H halt the core right out of reset.

Added a test, too.

riscv/execute.cc		diff \| blob \| history
riscv/processor.cc		diff \| blob \| history
riscv/processor.h		diff \| blob \| history
riscv/sim.cc		diff \| blob \| history
tests/gdbserver.py		diff \| blob \| history

Simple-V augmented version of spike