projects
/
riscv-tests.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Make pylint happy.
[riscv-tests.git]
/
debug
/
gdbserver.py
diff --git
a/debug/gdbserver.py
b/debug/gdbserver.py
index 09938d3f1b049b4e44674be4aa901285c6fdff41..49e42e796ec807b9377165f5d8fb76e62b3fbbde 100755
(executable)
--- a/
debug/gdbserver.py
+++ b/
debug/gdbserver.py
@@
-817,7
+817,8
@@
class PrivRw(PrivTest):
# Disable physical memory protection by allowing U mode access to all
# memory.
self.gdb.p("$pmpcfg0=0xf") # TOR, R, W, X
# Disable physical memory protection by allowing U mode access to all
# memory.
self.gdb.p("$pmpcfg0=0xf") # TOR, R, W, X
- self.gdb.p("$pmpaddr0=0x%x" % ((self.hart.ram + self.hart.ram_size) >> 2))
+ self.gdb.p("$pmpaddr0=0x%x" %
+ ((self.hart.ram + self.hart.ram_size) >> 2))
# Leave the PC at _start, where the first 4 instructions should be
# legal in any mode.
# Leave the PC at _start, where the first 4 instructions should be
# legal in any mode.