spi: work around ucb-bar/chisel3#472
[sifive-blocks.git] / vsrc /
2016-11-29 SiFiveInitial commit.