Made regs 32-bit word aligned to match the rest of the system
[sifive-blocks.git] / vsrc /
drwxr-xr-x   ..
-rw-r--r-- 327 SRLatch.v
-rw-r--r-- 2142 vc707reset.v