projects / soc-cxxrtl-sim.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: be19a68) | patch
add ls180 cxxsim test
authorLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 8 Apr 2021 20:55:59 +0000 (21:55 +0100)
committerLuke Kenneth Casson Leighton <lkcl@lkcl.net>
Thu, 8 Apr 2021 20:55:59 +0000 (21:55 +0100)
commit71a81e1dd997444a92c6069dece7aabd61a2e2a8
treea1341212b36767c49d33780a0e622fa06240f1a1tree
parentbe19a68be8f59b70c359e8a958a4ec9246b4cba8commit | diff
add ls180 cxxsim test
ls180_test/.gitignore [new file with mode: 0644] blob
ls180_test/Makefile [new file with mode: 0644] blob
ls180_test/README.txt [new file with mode: 0644] blob
ls180_test/SPBlock_512W64B8W.v [new file with mode: 0644] blob
ls180_test/cxxscript.y [new file with mode: 0644] blob
ls180_test/idcode.svf [new file with mode: 0644] blob
ls180_test/idcode_test2.svf [new file with mode: 0644] blob
ls180_test/main.cpp [new file with mode: 0644] blob
ls180_test/openocd.cfg [new file with mode: 0644] blob
ls180_test/openocd_test.sh [new file with mode: 0755] blob