projects / soc.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c392284) | patch
Enable read port for non-transparent memories
authorCesar Strauss <cestrauss@gmail.com>
Sat, 16 Apr 2022 20:36:04 +0000 (17:36 -0300)
committerCesar Strauss <cestrauss@gmail.com>
Sat, 16 Apr 2022 20:38:09 +0000 (17:38 -0300)
commitc582e3154174755e4016669b7c5b2944a9f4d63f
treebd9fe3b727d101abc41315ba510de7948aa1146btree
parentc3922846e246ca7d728e078881529396762176a5commit | diff
Enable read port for non-transparent memories

For some reason, the reset value (=1) of the port enable is not recognized
by the formal engine, even if the simulation is fine with it.
src/soc/regfile/sram_wrapper.py diff | blob | history