If not multiclock, output only on clock edges
[yosys.git] / .gitattributes
1 *.v linguist-language=Verilog