Merge pull request #58 from riscv/fpga_reset_halt
[riscv-tests.git] / debug / requirements.txt
1 pexpect>=4.0.0