Add missing rv32mi/rv32si tests
[riscv-tests.git] / isa / .gitignore
1 rv*-*