add 3rd register to c.swsp
[riscv-tests.git] / isa / .gitignore
1 rv*-*