projects
/
sifive-blocks.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
devices: create periphery keys for all devices
[sifive-blocks.git]
/
src
/
main
/
scala
/
devices
/
spi
/
SPIMedia.scala
diff --git
a/src/main/scala/devices/spi/SPIMedia.scala
b/src/main/scala/devices/spi/SPIMedia.scala
index 1f049e35fcf152cab312bb125a905708103c19e8..584b8d9f0e3462e9cbf14aba40bb99407c013cfc 100644
(file)
--- a/
src/main/scala/devices/spi/SPIMedia.scala
+++ b/
src/main/scala/devices/spi/SPIMedia.scala
@@
-3,7
+3,7
@@
package sifive.blocks.devices.spi
import Chisel._
import Chisel._
-class SPILinkIO(c: SPI
Config
Base) extends SPIBundle(c) {
+class SPILinkIO(c: SPI
Params
Base) extends SPIBundle(c) {
val tx = Decoupled(Bits(width = c.frameBits))
val rx = Valid(Bits(width = c.frameBits)).flip
val tx = Decoupled(Bits(width = c.frameBits))
val rx = Valid(Bits(width = c.frameBits)).flip
@@
-17,7
+17,7
@@
class SPILinkIO(c: SPIConfigBase) extends SPIBundle(c) {
val active = Bool(INPUT)
}
val active = Bool(INPUT)
}
-class SPIMedia(c: SPI
Config
Base) extends Module {
+class SPIMedia(c: SPI
Params
Base) extends Module {
val io = new Bundle {
val port = new SPIPortIO(c)
val ctrl = new Bundle {
val io = new Bundle {
val port = new SPIPortIO(c)
val ctrl = new Bundle {